

Q.1 Compare bipolar jxn transistor with field effect transistor. what is basic mos transistor?

Ans:


FET	BJT.
<p>① FET is an unipolar sc device because its operation depends upon the flow of majority carrier, i.e either holes or electrons.</p>	<p>① BJT is a bipolar sc device. because the current constituting elements are both majority carrier as well as minority carrier.</p>
<p>② FET is a voltage controlled device</p>	<p>② BJT is a current controlled device.</p>
<p>③ FET is less noisy. Because there are no jxn.</p>	<p>③ BJT is much noisier than FET.</p>
<p>④ Higher frequency Response</p>	<p>④ frequency variation affects the performance.</p>
<p>⑤ Good thermal stability because of absence of carrier</p>	<p>⑤ Temperature dependent. thermal runaway may cause.</p>
<p>⑦ Costlier than BJT</p>	<p>Relatively cheaper.</p>
<p>⑧ Small sized</p>	<p>Comparatively bigger.</p>

Q.1 Draw and explain various steps involved in n-well CMOS fabrication.

Ans. The n-well process is quite often used for CMOS fabrication. The n-well process has advantages over p-well process.

These are (i) the substrate bias has lesser effect on transistor threshold vltg.

(ii) parasitic capacitance associated with source and drain region is very low. The fabrication steps for n-mos is defined in the fig.



↓
deposit and pattern metallization

↓
over glass with cuts for bonding pads.

- ① The structure of p-type substrate in which n-device are formed by suitable masking and diffusion.
- ② The diffusion step should be made with extra precaution of the threshold V_{th} and breakdown V_{br} of the transistors is affected by n-well doping concentration and depth of n-well.





Fig. CMOS n-well inverter




Q.2. Discuss the short circuit power dissipation in a CMOS ckt. Derive the expression for total power dissipation?

Ans! - There are two components that establish the amount of power dissipated in CMOS circuit these are.


① Static Dissipation :- Due to leakage current or current drawn continuously from the power supply.

② Dynamic Dissipation :- Due to the switching transit current or charging and discharging of load capacitance.

③ Static Dissipation :- Consider a complement CMOS gate as shown in fig. If the $\uparrow/p = 0$ the associated n-device is off and p-device is "ON" the output v_{tg} is V_{DD} or logic 1 when the \uparrow/p is 1 the associated n device is biased "ON".



⑩ Dynamic Dissipation :- During switching events where the o/p load capacitance, is alternately charged up and charged down the CMOS inverter inevitably dissipates power.



Assuming periodic i/p & o/p waveforms the average power dissipated by any device over one period can be found as follow.

$$P_{avg} = \frac{1}{T} \int_0^T v(t) \cdot i(t) dt$$

$$P_{avg} = \frac{1}{T} \left[\int_0^{T/2} v_{out} \left(-C_{load} \frac{dv_{out}}{dt} \right) dt + \int_{T/2}^T (V_{dd} - v_{out}) \left(C_{load} \frac{dv_{out}}{dt} \right) dt \right]$$

Evaluate the integrals.

$$P_{avg} = \frac{1}{T} C_{load} V_{DD}^2$$

Noting that $f = 1/T$ this expression can also be written as.

$$P_{avg} = C_{load} \cdot V_{DD}^2 \cdot f$$

Q.2 Define noise margin. The expression for V_{OH} , V_{IL} , V_{OL} , V_{IH} for depletion load n-mos inverter?

Ans Noise margin:- is the ratio by which the signal exceeds the min. acceptable amount. It is normally measured in decibels. We will consider the critical vltg. points V_{OH} , V_{OL} , V_{IL} and V_{IH} for this inverter circuit.

Calculation of V_{OH} :- when the γ/p vltg. V_{in} is smaller than driver threshold vltg. V_{to} . the driver transistor is turned off and does not conduct any drain current.

$$I_{Dload} = \frac{K_{load}}{2} [2 [V_{Tload}(V_{OH})] \cdot (V_{DD} - V_{OH}) - (V_{DD} - V_{OH})^2] = 0$$

The only valid solution in linear region is $V_{OH} = V_{DD}$.

Calculation of V_{OL} :- To calculate the γ/p low vltg. V_{OL} , we assume that the γ/p vltg. V_{in} of the inverter is equal to $V_{OH} = V_{DD}$.

$$V_{OL} = V_{OH} - V_{TO} - \sqrt{(V_{OH} - V_{TO})^2 - \left(\frac{K_{load}}{K_{driver}}\right) \cdot (V_{Tload} \cdot (V_{OL}))^2}$$

Calculation for V_{IL} : - By definition, the slope of the VTC is equal to (-1) i.e. $\frac{dV_{out}}{dV_{in}} = -1$ when the o/p vltg is $V_{IL} = V_L$.

$$V_{IL} = V_{TO} + \left(\frac{K_{load}}{K_{driver}}\right) \cdot [V_{out} - V_{DD} + |V_{Tload}(V_{out})|]$$

Calculation for V_{IH} : - V_{IH} is larger of the two vltg points on the VTC at which the slope is equal to (-1). Since the o/p vltg corresponding to this operating point is relatively small.

$$V_{IH} = V_{TO} + 2V_{out} + \left(\frac{K_{load}}{K_{driver}}\right) + [-V_{Tload}(V_{out})] \cdot \left(\frac{dV_{Tload}}{dV_{out}}\right)$$

$$\frac{dV_{Tload}}{dV_{out}} = \frac{1}{2 \sqrt{|2\phi_F| + V_{out}}}$$